Figure 1 (Prior art)





Figure 2 (Prior Art)


Flow Chart for Prior Art Interrupt Handling





+-

Figure 3



# **General Purpose Registers**

Register Number	Name	Used For
0	zero	Always returns 0
1	at	(assembler temporary) Reserved for use by assembler
2-3	v0,v1	Value returned by subroutine
4-7	a0-a3	(arguments) First few parameters in a subroutine
8-15	t0-t7	(temporaries) Subroutines can use without saving
24,25	t8,t9	
16-23	a0-a7	Subroutine register variables; a subroutine that writes one of these must save the old value and restore it before it exits, so the calling routine sees the values preserved
26,27	k0,k1	Reserved for use by interrupt/trap handler
28	gp	Global pointer
29	sp	Stack pointer
30	s8/fp	Ninth register variable; subroutines that need one can use this as a frame pointer
31	ra	Return address for subroutine

Figure 5

500

### **Status Register Format - Status1**

31	24	23 20	19 16	15	14	13	8	7	6	5	4 0
0		PSS	css	0	0	IM[13:8]		TE	PE	0	VS

Figure 7

/ 700

# **SRSLo Register Format**

										11					
EV	′L7	ΕV	′L6	ΕV	′L5	ΕV	′L4	ΕV	′L3	EV	L2	E/	VL1	E∖	/L0

Figure 9

/ 900

## **SRSHi Register Format**

										11					
(	)	Е	М	EV	L13	EVI	L12	EV	L11	EVL	10	E۱	/L9	ΕV	′L8

# **Status1 Register Field Descriptions**

Fie	lds	Description	Read/
Name	Bits	Description	Write
0	31204 1514, 5	Must be written as zero; returns zero on read	0
PSS	2320	Previous Shadow Set. If GPR shadow registers are implemented, this field is copied from the CSS field when an exception or interrupt occurs and provides the value of CSS. An eret instruction copies this value back into the CSS field.	R/W
		If no GPR shadow registers are implemented, this field is ignored on writes and returns zero on read.	:
css	1916	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set.  If no GPR shadow registers are implemented, this field	R/W
		is ignored on write and returns zero on read.	
		Interrupt Mask: Controls the enabling of the IP[13:8] interrupts.	
IM[13:8]	138	Encoding Meaning	R/W
[]		0 Interrupt request disabled	
		1 Interrupt request enabled	
		Timer Exclusive. This bit determines whether the timer interrupt is combined in an implementation dependent way with hardware interrupt 5 to become IP5 (default) or redirected to IP12.	
TE	7	Encoding Meaning	R/W
		0 Timer interrupt combined as IP5	
		1 Timer interrupt redirected to IP12	



## **Status1 Register Field Descriptions, cont.**

Fie	lds		Description							
Name	Bits			Description		Write				
PE	6	whether the p in an impleme	erforma entation	Exclusive. This bit deter ince counter interrupt is c dependent way with hard IP5 (default) or redirecte	ombined ware	R/W				
1 <b>L</b>		Encoding		Meaning						
		0	Timer	interrupt combined as IP5	5					
		1	1 Timer interrupt redirected to IP13							
VS	40	Enco		s field specifies the spacine errupts and exceptions.  Spacing Between Vectors (decimal)  0  32  64  128	9	R/W				
		167	#08	256						
		167	#10	512						
		All ot	her valu	ues are reserved.						


# **SRSLo Register Field Descriptions**

Fie	lds	Description	Read/
Name	Bits	Description	Write
EVL7	3128	Shadow register set number for Exception Vector Level 7	R/W
EVL6	2724	Shadow register set number for Exception Vector Level 6	R/W
EVL5	2320	Shadow register set number for Exception Vector Level 5	R/W
EVL4	1916	Shadow register set number for Exception Vector Level 4	R/W
EVL3	1512	Shadow register set number for Exception Vector Level 3	R/W
EVL2	118	Shadow register set number for Exception Vector Level 2	R/W
EVL1	74	Shadow register set number for Exception Vector Level 1	R/W
EVL0	30	Shadow register set number for Exception Vector Level 0	R/W

# SRSHi Register Field Descriptions

Fie	lds	Description	Read/
Name	Bits	Description	Write
0	3128	Must be written as zero; returns zero when read	R/W
ЕМ	2724	Shadow register set number for non-vectored Exception Mode (Status <sub>EXL</sub> =1). This value is used only if an interrupt is not serviced thru the vectored exception table.	R/W
EVL13	2320	Shadow register set number for Exception Vector Level 13	R/W
EVL12	1916	Shadow register set number for Exception Vector Level 12	R/W
EVL11	1512	Shadow register set number for Exception Vector Level 11	R/W
EVL10	118	Shadow register set number for Exception Vector Level 10	R/W
EVL9	74	Shadow register set number for Exception Vector Level 9	R/W
EVL8	30	Shadow register set number for Exception Vector Level 8	R/W

Figure 11









Figure 12



### **Read Shadow GPR Instruction - RDSGPR**

 31	26	25	24	21	20	16	15	11	10	6	5		0
COP0 010000		C0 1	00	) 00		rt	r	d	offs	et		RDSGPR 101000	
6		1	4	1		5	į	5	5			6	

Format: RDSGPR rt, offset(rd)

#### **Purpose:**

To move the contents of a shadow GPR register to a current GPR.

**Description:** rt ← SGPR [rd + offset]

The contents of the shadow GPR register specified by the sum of offset and rd is moved to the current GPR rt.

#### **Restrictions:**

The results are UNDEFINED if the sum of offset and rd do not reference an implemented shadow register.

#### Operation:

#### **Exceptions:**

Coprocessor Unusuable Reserved Instruction

### Write Shadow GPR Instruction - WRSGPR

	31	26	25	24	21	20	16	15	11	10	6	5		0
	COP0 010000		C0 1	00	000		rt	r	d	offs	set	١	WRSGPR 101100	
-	6		1		4		5		5	5	5		6	

Format: WRSGPR rt, offset(rd)

#### Purpose:

To move the contents of a current GPR to a shadow GPR.

**Description:** SGPR [rd + offset] ← rt

The contents of the current GPR rt is moved to the shadow GPR register specified by the sum of offset and rd.

#### **Restrictions:**

The results are UNDEFINED if the sum of offset and rd do not reference an implemented shadow register.

#### Operation:

```
if IsCoprocessorEnabled(0) then
    if (ArchitectureRevision>=2) then
        SGPR[rd = offset] ← GPR[rt]
    else
        SignalException(ReservedInstruction)
    endif
else
    SignalException(CoprocessorUnusable, 0)
endif
```

#### **Exceptions:**

Coprocessor Unusuable Reserved Instruction